1. Engineering
  2. Electrical Engineering
  3. the goal of this lab experiment is to investigate sequential...

Question: the goal of this lab experiment is to investigate sequential...

Question details

The goal of this lab experiment is to investigate sequential circuits and counters using erilog. equential circuits allow us to implement stepped (or ordered) execution in our circuits. A basic great example of stepped execution is in the control of a Traffic Light. A traffic light goes through four steps in a cycle (Red-Green, Red-Yellow Green-Red, Yellow-Red), and the change between steps is usually initiated by a timer among other things). Sequential circuits require memory in order to remember what step you are in (we call it state). The changing between states are called state transitions or events. Another example of a sequential circuit is the Instruction Decoder inside a microprocessor, which converts an opcode (an instruction) into a stepped set of actions within the microprocessor itself that performs the task defined for the opcode. The basic design process includes first identify the inputs and outputs of our sequential logic system. Sequential circuit design approaches traditionally model the control using a finite state machine (either a Moore or Mealy machine), so for the second step we carefully design a state machine description of the process attaching output valuations to states, and input valuations to the directed edges such that the desired behavior is satisfied. We can then create a state table from the state machine. Followed by a state assignment (which can really impact the design quality) and the state assigned table. From there we minimized the next state logic and the output mapping logic using k-maps or some other minimization technique. In Verilog, the typical design method can be much easier. For Verilog we first identify the inputs and outputs of our sequential logic system. Then we carefully design a state machine description of the process as described above. But following that, we just translate our state machine into Verilog code in a rather straightforward manner Overview Top Module asic System reset count 1 ount1 Sequential count1 Logic count1 Traffic lights clock nto all clock inputs

Solution by an expert tutor
Blurred Solution
This question has been solved
Subscribe to see this solution